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Abstract
This paper considers the modelling and the analysis of the performance of lock-free concurrent search
data structures. Our analysis considers such lock-free data structures that are utilized through a sequence of
operations which are generated with a memoryless and stationary access pattern. Our main contribution is a
new way of analysing lock-free search data structures: our execution model matches with the behavior that
we observe in practice and achieves good throughput predictions. Search data structures are formed of linked
basic blocks, usually referred as nodes, that can be accessed by two kinds of events, characterized by their
latencies; (i) CAS events originated as a result of modifications of the search data structures (ii) Read events
originated during traversals. This type of data structures are usually designed to accommodate a large number
of data nodes, which makes the occurrence of an event on a given node rare at any given time. The throughput
is defined by the number of events per operation in conjunction with the factors that impact the latencies of
these events. We frame these impacting factors under capacity and coherence cache misses.
In this context, we model the events as Poisson processes that we can merge and split to estimate the
latencies of the events based on the interleaving of events from different threads, and in turn estimate the
throughput. We have validated our analysis on several fundamental lock-free search data structures such as
linked lists, hash tables, skip lists and binary trees.
ar
X
iv
:1
80
5.
04
79
4v
1 
 [c
s.D
S]
  1
2 M
ay
 20
18
2CONTENTS
I Introduction 3
II Related Work 4
III Problem Statement 4
IV Framework 5
IV-A Event Distributions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
IV-B Validity of Poisson Process Hypothesis . . . . . . . . . . . . . . . . . . . . . . . . . . 6
IV-C Impacting Factors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
IV-D Solving Process . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
V Throughput Estimation 8
V-A Traversal Latency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
V-A1 CAS Execution . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
V-A2 Stall Time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
V-A3 Invalidation Recovery . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
V-A4 Che’s Approximation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
V-A5 Cache Misses . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
V-A6 Page Misses . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
V-A7 Interactions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
V-B Latency vs. Throughput . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
VI Instantiating the Throughput Model 11
VI-A Linked List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
VI-B Hash Table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
VI-C Skip List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
VI-D Binary Tree . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
VII Experimental Evaluation 17
VII-A Setting . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
VII-B Search Data Structures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
VII-B1 Linked List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
VII-B2 Hash Table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
VII-B3 Skip List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
VII-B4 Binary Tree . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
VIII Applications: to Pad or not to Pad 33
VIII-1 Cache Misses . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
VIII-2 Page Misses . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
VIII-3 CAS Execution . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
VIII-4 Invalidation Recovery . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
VIII-5 Stall Time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
VIII-6 Experiments . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
IX Conclusion 37
References 38
3I. INTRODUCTION
A search data structure is a collection of 〈key , value〉 pairs which are stored in an organized way to allow
efficient search, delete and insert operations. Linked lists, hash tables, binary trees are some widely known
examples. Lock-free implementations of such concurrent data structures are known to be strongly competitive
at tackling scalability by allowing processors to operate asynchronously on the data structure.
Performance (here throughput, i.e. number of operations per unit of time) is ruled by the number of events
in a search data structure operation (e.g. O(logN ) for the expected number of steps in a skip list or a
binary tree). The practical performance estimation requires an additional layer as the cost (latency) of these
events need to be mapped onto the hardware platform; typical values of latency varies from 4 cycles for an
access to the first level of cache, to 350 cycles for the last level of remote cache. To estimate the latency
of events, one needs to consider the misses, which are sensitive to the interleaving of these events on the
time line. On the one hand, a capacity miss in data or TLB (Translation Lookaside Buffer) caches with LRU
(Least Recently Used) policy arise when the interleaving of memory accesses evicted a cacheline. On the
other hand, the coherence cache misses arise as a result of the modifications, that are often realized with
Compare-and-Swap (CAS) instructions, in the lock-free search data structure. The interleaving of events that
originate from different threads, determine the frequency and severity of these misses, hence the latencies of
the events.
In the literature, there exist many asymptotic analyses on the time complexity of sequential search data
structures and amortized analyses for the concurrent lock-free variants that involve the interaction between
multiple threads. But they only consider the number of events, ignoring the latency. On the other side, there
are performance analyses that aim to estimate the coherence and capacity misses for the programs on a given
platform, with no view on data structures. We will mention them in the related work. However, there is a
lack of results that merge these approaches in the context of lock-free data structures to analytically predict
the practical performance.
An analytical performance prediction framework could be useful in many ways: (i) to facilitate design
decisions by providing an extensive understanding; (ii) to rank different designs in various contexts; (iii)
to help the tuning process. On this last point, lock-free data structures come with specific parameters, e.g.
padding, back-off and memory management related parameters, and become competitive only after picking
their hopefully optimal values.
In this paper, we aim to compute the average throughput of search data structures for a sequence of
operations, generated by a memoryless and stationary access pattern. The threads execute the same piece
of code on the same platform, throughput T can be estimated on the long-term as the expected latency of
an operation (subjected to the distribution of the operations) divided by the number of threads P . As the
traversal of a search data structure is light in computation, the latency of an operation is dominated by the
memory access costs to the nodes that belong to the path from the entry of the data structure to the targeted
node.
Therefore, part of this paper is dedicated to the discovery of the route(s) followed by a thread on its way
to reach any node in the data structure. In other words, what is the sequence of nodes that are accessed when
a given node is targeted by an operation.
As the latency of an operation is the sum of the latency of each memory access to the nodes that are on the
path, we obviously need to estimate the individual latency of each traversed node. Even if, in the end, we are
interested in the average throughput, this part of the analysis cannot be satisfied with a high-level approach,
where we would ignore which thread accesses which node across time. For instance, the cache, whose misses
are expected to greatly impact throughput, should be taken carefully into account. This can only be done in
a framework from which the interleaving of memory accesses among threads can be extracted. That is why
we model the distribution of the memory accesses for every thread.
More precisely, a memory access (traversal) can be either the read or the modification of a node, and two
point distributions per node represent the triggering instant of either a Read or a CAS. These point distributions
are modelled as Poisson point processes, since they can be approximated by Bernoulli processes, in the context
of rare events. Knowing the probabilistic ordering of these events gives a decisive information that is used in
the estimate of the traversal latency associated with the triggered event. Once this information is grabbed, we
roll back to the expectation of the traversal of a node, then to the expectation of the latency of an operation.
4We validate our approach through a large set of experiments on several lock-free search data structures
based on various algorithmic designs, namely linked lists, hash tables, skip lists and binary trees. We feed
our experiments with different key distributions, and show that our framework is able to predict and explain
the observed phenomena.
The rest of the paper is organized as follows. We discuss related work in Section II, then the problem is
formulated in Section III. We present the framework in Section IV and the computation of throughput in
Section V. In Section VI, we show how to initiate our model by considering the particularity of different
search data structures. Finally, we describe the experimental results in Sections VII and VIII.
II. RELATED WORK
The search path length of skiplists is analysed in [16], [21]. In [16], the search path length is split into
vertical and horizontal components, where the horizontal cost is modelled with the number of right-to-left
maximas (which corresponds to the traversed node) in a sequence of nodes with random heights. In [9],
[22], [18], various performance shapers for the randomized trees are studied, such as the time complexity of
operations, the expectation and distribution of the depth of the nodes based on their keys.
Previously mentioned studies are not concerned with the interaction between the algorithms and the
hardware. The following approaches rely on the independent reference model (IRM) for memory references
and derive theoretical results or performance analysis. In [24], data reuse distance patterns are modelled
and then exploited to predict the cache miss ratio. In [11], the exact cache miss ratio is derived analytically
(computationally expensive) for LRU caches under IRM. As an outcome of this approach, the cache miss ratio
of a static binary tree is estimated by assigning independent reference probababilities to the nodes in [10].
For the time complexity of lock-free search data structures, asymptotic amortized analyses [12], [5] are
conducted since it is not possible to bound the execution time of a single operation, by definition. Apart
from these theoretical studies, the performance of concurrent lock-free search data structures are studied
and investigated through empirical studies in [14], [8]. In [7], it is shown experimentally that the conflicts
between threads occur very rarely in the context of concurrent search data structures, which is confirmed by
our analysis.
III. PROBLEM STATEMENT
We describe in this section the structure of the algorithm and the system that is covered by our model.
We target a multicore platform where the communication between threads takes place through asynchronous
shared memory accesses. The threads are pinned to separate cores and call AbstractAlgorithm (see Figure 1)
when they are spawned.
Procedure AbstractAlgorithm
1 while ! done do
2 key ← SelectKey(keyPMF);
3 operation ← SelectOperation(operationPMF);
4 result ← SearchDataStructure(key,
operation);
Figure 1: Generic framework
A concurrent search data structure is a shared col-
lection of data elements, each associated with a key,
that support three basic operations holding a key as a
parameter. Search (resp. Insert, Delete) operation returns
(resp. inserts, deletes) the element if the associated key is
present (resp. absent, present) in the search data structure,
otherwise returns null.
The applications that use a search data structure can
be seen as a sequence of operations on the structure,
interleaved by application-specific code containing at least the key and operation selection, as reflected
in AbstractAlgorithm.
The access pattern (i.e. the output of the key and operation selections) should be considered with care
since it plays a decisive role in the throughput value. An application that always looks for the first element
of a linked list will obviously lead to very high throughput rates. In this study, we consider a memoryless
and stationary key and operation selection process i.e. such that the probability of selecting a key (resp. an
operation type) is a constant.
A search data structure is modelled as a set of basic blocks called nodes, which either contain a value
(valued nodes) or routes towards nodes (router nodes). W.l.o.g. the key set can be reduced to [1..R], where
5R is the number of possible keys. We denote by (Ni)i∈[1..N ] the set of N potential nodes, and by Ki the
key associated with Ni. Until further notice (see Section VIII), we assume that we have exactly one node
per cacheline.
An operation can trigger two types of events in a node. We distinguish these events as Read and CAS
events. The latency of an event is based on the state of the hardware platform at the time that the event
occurs, e.g. the level of the cache where a node belongs to for a Read request. We summarize the parameters
of our model as follows:
• Algorithm parameters: Expected latency of the application call tapp , expected computational cost to
traverse a node tcmp , probability mass functions for the key and operation selection.
• Platform parameters: Cache hit latencies (resp. capacity) from level `: tdat` (resp. C
dat
` ) for the data
caches and ttlb` (resp. C
tlb
` ) for TLB caches; other memory instruction latencies (that depends on P ):
tcas for a CAS execution and trec to recover from an invalid state; number of threads P .
IV. FRAMEWORK
A. Event Distributions
We consider first a single thread running AbstractAlgorithm on a data structure where only search operations
happen, and we observe the distribution of the Read triggering events on a given node Ni. The execution
is composed of a sequence of search operations, where each operation is associated with a set of traversed
nodes, which potentially includes Ni. If we slice the time into consecutive intervals, where an interval begins
with a call to an operation, we can model the Read events as a Bernoulli process (where a success means
that a Read event on Ni occurs), where the probability of having a Read event during an interval depends
on the associated operation (recall that the operation generating process is stationary and memoryless).
Search data structures have been designed as a way to store large data sets while still being able to reach
any node within a short time: the set of traversed nodes is then expected to be small in front of the set of all
nodes. This implies that, given an operation, the probability that Ni belongs to the set of traversed nodes is
small. Therefore we can map the Bernoulli process on the timeline with constant-sized interval of length T −1
instead of mapping it with the actual operation intervals: as the probability of having a Read event within
an operation is small, the duration between two events is big, and this duration is close to the number of
initial intervals within this duration, multiplied by T −1 (with high probability, because of the Central Limit
Theorem).
When we increase the scope of the operations to insertion and deletion, the structure is no longer static
and the probability for a node to appear in an interval is no longer uniform, since it can move inside the
data structure. There exists a long line of research in approximating Bernoulli processes by Poisson point
processes [3], [6], [1]. In particular, [4] has dealt with non-uniform Bernoulli processes. Their error bounds,
which are proportional to the success probability, strengthen the use of Poisson processes in our context:
the events on Ni are rare, thus the probabilities in Bernoulli processes are small and the approximation is
well-conditioned.
Once the Read and CAS triggering events are modelled as Poisson processes for a single thread, the merge
of several Poisson processes models the multi-thread execution.
Lastly, we specify a point on the dynamicity: since we have insertions and deletions, nodes can enter and
leave the data structure. This is modelled by the masking random variable Pi which expresses the presence
of Ni in the structure. At a random time, we denote by D the set of nodes that are inside the data structure,
and Pi is set to 1 iff Ni ∈ D. We denote by pi its probability of success (pi = P [Pi = 1]). Its evaluation
will often rely on the probability that the last update operation on key k was an Insert; we denote it by qk,
and
qk =
P
[
Op = opinsk
]
P [Op = opinsk ] + P
[
Op = opdelk
] .
Note that the search data structures contain generally several sentinel nodes which define the boundaries of
the structure and are never removed from the structure: their presence probability is 1.
For a given node Ni, we denote by λ
trav
i (resp. λ
read
i , λ
cas
i ) the rate of the events triggering a traversal
(resp. Read, CAS) of Ni due to one thread, when Ni ∈ D. opdelk (resp. opinsk , opsrck ) stands for a Delete (resp.
6Insert, Search) on node key k. The probability for the application to select opok, where o ∈ {ins, del , src}
is denoted by P [Op = opok]. opok  cas(Ni) (resp. read (Ni)) means that during the execution of opok, a
CAS (resp. a Read) occurs on Ni. Putting all together, we derive the rate of the triggering events:
∀e ∈ {cas, read} : λei =
T
P
×
∑
o∈{ins,del,src}
R∑
k=1
P [Op = opok]× P [opok  e(Ni) |Ni ∈ D] (1)
Recall for later that Poisson processes have useful properties, e.g. merging two Poisson processes produces
another Poisson process whose rate is the sum of the two initial rates. This implies especially that the traversal
triggering events follows a Poisson process with rate λtravi = λ
read
i +λ
cas
i , and that the read triggering events
that originates from P ′ different threads and occurs at Ni follow a Poisson process with rate P
′ × λreadi .
B. Validity of Poisson Process Hypothesis
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(a) Read Events for Skiplist
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(b) Read Events for Hash Table
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(c) Read Events for Binary Tree
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(d) Read Events for Linked List
Figure 2: Poisson Process Modeling - Search Only
To illustrate the validity of modeling the events as Poisson processes, we experimentally extract the
cumulative distribution function of the inter-arrival latency of Read events that occur on a given node in
a skip list and we compare it against the corresponding exponential distribution (recall that the time between
events in a Poisson process is exponentially distributed).
We consider a search only scenario and 50/50 search/update scenario. Each thread initially picks a random
key and tracks the instants when a node associated with the chosen key is traversed during the execution. To
facilitate the recording of the inter-arrival times, we disable the deletion of these particular keys (deletion is
still enabled for any other key).
In Figure 2 and Figure 3, we illustrate the results, where the dots represent the experimental measurements
and the lines are generated by exponential distributions. The mean of each distribution is instantiated as the
mean of the experimental measurements. One can observe the grounds a posteriori of our Poisson process
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(a) Read Events for Skiplist
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(b) Read Events for Hash Table
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(c) Read Events for Binary Tree
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(d) Read Events for Linked List
Figure 3: Poisson Process Modeling - 50/50 Search/Update
modeling, and the variation of the event rates across keys, issuing from the differences between the node
characteristics (key, height, location; see Section VI).
C. Impacting Factors
We have identified five factors that dominate the traversal latency of a node, distributed into two sets. On
the one hand, the first set of factors only emerges in the parallel executions as a result of the coherence
issues on the search data structures. Atomic primitives, such as a CAS, are used to modify the shared search
data structures asynchronously. To execute a CAS in multi-core architectures, the cache coherency protocol
enforces exclusive ownership of the target cacheline by a thread (pinned to a core) through the invalidation of
all the other copies of the cacheline in the system, if needed. One can guess the performance implications of
this process that triggers back and forth communication among the cores. As the first factor, CAS instruction
has a significant latency. The thread that executes the CAS pays this latency cost. Secondly, any other thread
has to stall until the end of the CAS execution if it attempts to access (read or modify) the node while the
CAS is getting executed. Last and most importantly, any thread pays a cost to bring a cacheline to a valid
state if it attempts to access a node that resides in this cacheline and that has been modified by another thread
after its previous access to this node.
On the other hand, the capacity misses in the data and TLB caches are other performance impacting factors
for the node traversals. Consider a cache of size C (fully associative), assume a node is traversed by a thread
at time t and the next traversal (same thread and node) occurs at time t′. The thread would experience a
capacity miss for the traversal at time t′ if it has traversed at least C distinct nodes in the interval (t, t′). The
same applies for TLB caches where the references to the distinct pages are counted instead of the nodes.
At a given instant, we denote by Traversei the latency of traversing node Ni, either due to a Read event or
a CAS event, for a given thread. This latency is the sum of random variables that correspond to the previous
respective five impacting factors:
8Traversei = CAS
exe
i + CAS
stall
i + CAS
reco
i +
∑
`
Hitcache`i +
∑
`
Hit tlb`i , (2)
where, at a random time, CAS exei is the latency of a CAS, CAS
stall
i the stall time implied by other threads
executing a CAS on Ni, CAS
reco
i the time needed to fetch the data from another modifying thread, Hit
cache`
i
the latency resulting from a hit on the data cache in level `, and Hit tlb`i the latency coming from a hit on
the TLB cache in level `.
D. Solving Process
The solving decomposes into three main steps. Firstly, we can notice that Equation 1 exposes 2R + 1
unknowns (the 2R access rates and throughput) against 2R equations. To end up with a unique solution, a
last equation is necessary. The first two steps provide a last sufficient equation thanks to Little’s law (see
Section V-B), which links throughput with the expectation of the traversal latency of a node, computed from
Sections V-A1 to V-A6. We show in these sections that they can be expressed according to the access rates
λreadi and λ
cas
i . The last step focuses on the values of the probabilities in Equation 1, which are strongly
related with the particular data structure under consideration; they are instantiated in Section VI-A (resp. VI-B,
VI-C, VI-D) for linked lists (resp. hash tables, skip lists, binary trees).
V. THROUGHPUT ESTIMATION
A. Traversal Latency
Applying expectation to Equation 2 leads to E [Traversei] = E [CAS exei ]+E
[
CAS stalli
]
+E [CAS recoi ]+
E
[∑
`Hit
cache`
i
]
+ E
[∑
`Hit
tlb`
i
]
. We express here each term according to the rates at every node λcas?
and λread? .
1) CAS Execution: Naturally, among all traversal events, only the events originating from a CAS event
contribute, with the latency tcas of a CAS: E [CAS exei ] = tcas · λcasi /(λreadi + λcasi ).
2) Stall Time: A thread experiences stall time while traversing Ni when a thread, among the (P − 1)
remaining threads, is currently executing a CAS on the same node. As a first approximation, supported by
the rareness of the events, we assume that at most one thread will wait for the access to the node.
Firstly, we obtain the rate of CAS events generated by (P − 1) threads through the merge of their poisson
processes. Consider a traversal of Ni at a random time; (i) the probability of being stalled is the ratio of
time when Ni is occupied by a CAS of (P −1) threads, given by: λcasi (P −1)tcas ; (ii) the stall time that the
thread would experience is distributed uniformly in the interval [0, tcas ]. Then, we obtain: E
[
CAS stalli
]
=
λcasi (P − 1)tcas(tcas/2).
3) Invalidation Recovery: Given a thread, a coherence cache miss occurs if Ni is modified by any
other thread in between two consecutive traversals of Ni. The events that are concerned are: (i) the CAS
events from any thread; (ii) the Read events from the given thread. When Ni is traversed, we look back
at these events, and if among them, the last event was a CAS from another thread, a coherence miss
occur: P [Coherence Miss on Ni] =
λcasi (P−1)
λcasi P+λ
read
i
. We derive the expected latency of this factor during a
traversal at Nk by multiplying this with the latency penalty of a coherence cache miss: E [CAS
reco
i ] =
P [coherence miss on Ni]× trec .
4) Che’s Approximation: Che’s Approximation is a technique to estimate the hit ratio of a LRU cache,
where the object (nodes for our case) accesses follow IRM (Independent Reference Model). Che’s approxima-
tion is concerned with the capacity misses in a cache. We apply the approximation to the search data structures
to estimate E
[
Hitcache`i
]
and E
[
Hit tlb`i
]
. In this part, we give a brief discussion on Che’s Approximation
and in the following sections (see V-A5, V-A6), we have shown how we adapt this scheme for our purposes.
IRM is based on the assumption that the object references occur in an infinite sequence from a fixed
catalog of N objects. The probability of referencing object i at any point in the sequence (denoted by si,
where i ∈ [1..N ]) is a constant that does not depend on the reference history and does not vary over time.
Under LRU policy with cache of size Cdat` and subject to IRM demand of N objects, an object reference
9would lead to a capacity miss if at least Cdat` unique object references take place after the previous reference
to the same object. Let a reference to object i (Oi) occurs at time t0, the characteristic time for the object i
is defined by the random variable:
T i` = inf{t > 0 : Xi(t) = Cdat` },where,
Xi(t) =
N∑
j=1,j 6=i
1t0<Oj≤t
Briefly, Che’s approximation, first combines all T i` , where i ∈ [1..N ] in a single variable by assuming si
is negligible compared to
∑N
j=1 sj and then approximates T
i
` with a constant T
dat
` over objects. Consider
a sequence of references that follows an IRM demand for N objects, with reference probability si, where
i ∈ [1..N ]. The characteristic time T dat` of a cache with size Cdat` is the unique solution of the following
equation:
Cdat` =
N∑
i=1
(1− e−siT dat` )
In [13], they analyse and illustrate the reason behind the accuracy of the approximations for a quite
large spectrum of object reference distributions. Their argument relies on the random variable X(t) =∑N
j=1 1t0<Oj≤t, that provides the number of unique object references that have occured in the interval
[0, t]. As the crucial property, X(t) is defined as the sum of independent random variables. Based on the
central limit theorem, they show that a Gaussian approximation for this sum is quite reasonable, for all t.
Without loss of generality, let an object i is referenced consecutively at time 0 and t. We know that the
second reference would be cache miss, in a cache of size Cdat` , if X(t) > C
dat
` , where by assumption X(t)
is a Gaussion random variable. The cache hit ratio of cacheline is given by:
hit i` = 1−
∫ +∞
0
P
[
X(t) > Cdat`
]
sie
−sitdt (3)
Che’s approximation, basically, approximates the cumulative distribution function of X(t) with a step
function that cuts this S-shaped cumulative distribution function at the E [X(t)] =
∑N
i=1(1− e−sit), denoted
by m(t). Thus, it approximates hit i` in Equation 3 with:
hit i` ≈ 1−
∫ +∞
0
1m(t)>Cdat` sie
−sitdt
= 1−
∫ +∞
0
1t>T dat` sie
−sitdt
In this study, we have exploited Che’s approximation to estimate the data and TLB cache hit ratios with
a slight modification by keeping our arguments along the same lines with the ones presented above.
5) Cache Misses: We consider a data cache at level ` of size Cdat` and compute the hit latency due to
Read events on this cache. We assume that Ni is either present in the search data structure or not, during
the characteristic time of the cache. Read events at Ni are indeed much more frequent than the removal or
insertion of Ni. This implies that if the characteristic time is long enough to accommodate the intervals where
Ni ∈ D and Ni 6∈ D, then the cache miss ratio of Ni should be quite low, which would be underestimated
due to our assumption. We can employ the Read rates as popularities, i.e. si = λreadi , and modify Che’s
approximation to discriminate whether, at a random time, Ni is inside the data structure or not.
We integrate the masking variable Pi into Che’s approximation. We have: Xcache(t) =
∑N
i=1 Pi10<Oi≤t,
where Oi denotes the reference time of Ni. We can still assume X
cache(t) is gaussian, as a sum of many
10
independent random variables. We estimate the characteristic time as follows with the linearity of expectation
and the independence of the random variables:
E
[
Xcache(t)
]
=
N∑
i=1
E [Pi10<Oi≤t] =
N∑
i=1
E [Pi]E [10<Oi≤t] =
N∑
i=1
pi(1− e−λ
read
i t).
Lastly, we solve the equation for the characteristic time T dat` of level ` cache:
∑N
i=1 pi(1−e−λ
read
i T
dat
` ) = Cdat`
thanks to a fixed-point approach. After computing T dat` , we estimate the cache hit ratio (on level `) of Ni:
1− e−λreadi T dat` .
6) Page Misses: In this paragraph, we aim at computing the page hit ratio of Ni for the TLB cache at
level ` of size Ctlb` . The total numberM of pages that are used by the search data structure can be regulated
by a parameter of the memory managements scheme (frequency of recycling attempts for the deleted nodes),
as the total number of nodes is a function of R. Different from the cachelines (corresponding to the nodes),
we can safely assume that a page accommodates at least a single node that is present in the structure at any
time.
We cannot apply straightforwardly Che’s approximation since the page reference probabilities are unknown.
However, we are given the cacheline reference probabilities si = λreadi for i ∈ [1..N ] and we assume that
N cachelines are mapped uniformly to M pages, [1..N ]→ [1..M], N >M. Under these assumptions, we
know that the resulting page references would follow IRM because aggregated Poisson processes form again
a poisson process.
We follow the same line of reasoning as in the cache miss estimation. First, we consider a set of Bernoulli
random variables (Y ji ), leading to a success if Ni is mapped into page j, with probability pi/M (hence Y ji
does not depend on j). Under IRM, we can then express the page references as point processes with rate
rj =
∑N
i=1 Y
j
i si, for all j ∈ [1..M].
Similar to the previous section, we denote the time of a reference to page j with Oj and we define the
random variable Xpage(t) =
∑M
j=1 10<Oj≤t and compute its expectation:
E [Xpage(t)] =
M∑
j=1
E
[
10<Oj≤t
]
=
M∑
j=1
E
[
1− e−rjt] = M∑
j=1
E
[
1− e−
∑N
i=1 Y
j
i λ
read
i t
]
=
M∑
j=1
(
1−
N∏
i=1
E
[
e−Y
j
i λ
read
i t
])
=
M∑
j=1
(
1−
N∏
i=1
(
M− pi
M +
pie
−λreadi t
M
))
E [Xpage(t)] =M
(
1−
N∏
i=1
(
M− pi
M +
pie
−λreadi t
M
))
,
Assuming Xpage(t) is Gaussian as it is sum of many independent random variables, we solve the following
equation for the constant T tlb` (characteristic time of a TLB cache of size C): E
[
Xpage(T tlb` )
]
= Ctlb` .
Lastly, we obtain the TLB hit rate for Ni by relying on the average Read rate of the page that Ni belongs
to; we should add to the contributions of Ni, the references to of the nodes that belong to the same page as
Ni. Then follows the TLB hit ratio: 1− e−ziT
tlb
` , where
zi = λ
read
i + E
 N∑
j=1,j 6=i
Y kj λ
read
j
 = λreadi + N∑
j=1,j 6=i
pjλ
read
j /M.
7) Interactions: To be complete, we mention the interaction between impacting factors and the possibility
of latency overlaps in the pipeline. Firstly, the traversal latency of different nodes can not be overlapped due
to the semantic dependency for the linked nodes. For a single node traversal, the latency for cas execution
and stall time can not be overlapped with any other factor. We consider inclusive data and TLB caches. It
is not possible to have a cache hit on level l, if the cache on level l − 1 is hit, and we do not consider
any cost for the data cache hit if invalidation recovery (coherence) cost is induced (i.e. E
[
Hitcache`i
]
=
(1− P [coherence miss])(P [hit cachel]− P [hit cachel−1])tdat` ).
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B. Latency vs. Throughput
In the previous sections, we have shown how to compute the expected traversal latency for a given node.
There remains to combine these traversal latencies in order to obtain the throughput of the search data
structure. Given Ni ∈ D, the average arrival rate of threads to Ni is λtravi = λreadi + λcasi . Thus the average
arrival rate of threads to Ni is: piλ
trav
i . It can then be passed to Little’s Law [17], which states that the
expected number of threads (denoted by ti) traversing Ni obeys to ti = piλ
trav
i E [Traversei]. The equation
holds for any node in the search data structure, and for the application call occurring in between search
data structure operations. Its expected latency is a parameter (E [Traverse0] = tapp) and its average arrival
rate is equal to the throughput (λtrav0 = T ). Then, we have:
∑N
i=0 ti =
∑N
i=0(piλ
trav
i E [Traversei]), where
λtravi and E [Traversei] are linear functions of T . We also know
∑N
i=0 ti = P as the threads should be
executing some component of the program. We define constants with ai, bi, ci for i ∈ [0..N ]. And, we
represent λtravi = aiT and E [Traversei] = biT + ci and we obtain the following second order equation:∑N
i=0(piaibi)T 2 +
∑N
i=0(piaici)T − P = 0. This second order equation has a unique positive solution that
provides the expected throughput, T .
VI. INSTANTIATING THE THROUGHPUT MODEL
In this section, we show how to initialize our model with widely known lock-free search data structures,
that have different operation time complexities. In order to obtain a throughput estimate for a structure, we
need to compute the rates λread? and λ
cas
? , and P [opok  e(Ni) |Ni ∈ D], i.e. the probability that, at a random
time, an operation of type o on key k leads to a memory instruction of type e on node Ni, knowing that
Ni is in the data structure. For the ease of notation, nodes will sometimes be doubly or triply indexed, and
when the context is clear, we will omit |Ni ∈ D in the probabilities.
We first estimate the throughput of linked lists and hash tables, on which we can directly apply our method,
then we move on more involved search data structure, namely skip lists and binary trees, that need a particular
attention.
A. Linked List
We start with the lock-free linked list implementation of Harris [15]. All operations in the linked list start
with the search phase in which the linked list is traversed until a key. At this point all operations terminate
except the successful update operations that proceed by modifying a subset of nodes in the structure with
CAS instructions. The structure contains only valued node and two sentinel nodes N0 and NR+1, so that
N = R+ 2 and for all i ∈ [1..R], Ni holds key i, i.e. Ki = i.
First, we need to compute the probabilities of triggering a Read event and CAS event on a node, given
that the node is in the search data structure, for all operations of type t ∈ {Insert,Delete,Search} targeted
to key k.
At a random time, Nk, for k ∈ [1..R], is in the linked list iff the last update operation on key k is an insert:
pk = qk, by definition of qk. Moreover, when Nk is in the structure (condition that we omit in the notation),
optk′ reads Nk, either if Nk is before Nk′ , or if it is just after Nk′ . Formally, P [opok′  read(Nk)] = 1 if
k ≤ k′ and P [opok′  read(Nk)] =
∏k−1
i=k′(1− pi) if k > k′.
CAS events can only be triggered by successful Insert and Delete operations. A successful Insert operation,
targeted to Nk′ , is realized with a CAS that is executed on Nk, where k = sup{` < k′ : N` ∈ D}. The
probability of success, which conditions the CAS’s, follows from the presence probabilities:
P
[
opinsk′  cas(Nk)
]
=

0, if k ≥ k′
k′∏
i=k+1
(1− pi), if k < k′
P
[
opdelk′  cas(Nk)
]
=

1, if k = k′
0, if k > k′
pk′
k′−1∏
i=k+1
(1− pi), if k < k′
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B. Hash Table
We analyse here a chaining based hash table where elements are hashed to B buckets implemented with
the lock-free linked list of Harris [15]. The structure is parametrized with a load factor lf which determines
B through B = R/lf . The hash function h : k 7→ dk/lf e maps the keys sequentially to the buckets, so that,
after including the sentinel nodes (2 per bucket), we can doubly index the nodes: Nb,k is the node in bucket
b with key k, where b ∈ [1..B] and k ∈ [1..lf ] (the last bucket may contain less elements).
P
[
opob′,k′  read
(
Nb,k
)]
=

0, if b′ 6= b
1, if b′ = b and k′ ≥ k
k−1∏
j=k′
(1− pb,j), if b′ = b and k′ < k
P
[
opinsb′,k′  cas
(
Nb,k
)]
=

0, if b′ 6= b or k′ ≤ k
k′∏
j=k+1
(1− pb,j), if b′ = b and k′ > k
P
[
opdelb′,k′  cas
(
Nb,k
)]
=

0, if b′ 6= b or k′ < k
1, if b′ = b and k′ = k
pb,k′
k′−1∏
j=k+1
(1− pb,j), if b′ = b and k′ > k
In the previous two data structures, we do observe differences in the traversal rate from node to node,
but the node associated with a given key does not show significant variation in its traversal rate during the
course of the execution: inside the structure, the number of nodes preceding (and following) this node is
indeed rather stable. In the next two data structures, node traversal rates can change dramatically according
to node characteristics, that may include its position in the structure. In a skip list, a node Ni containing key
Ki with maximum height will be traversed by any operation targeting a node with a higher key. However,
Ni can later be deleted and inserted back with the minimum height; the operations that traverse it will then
be extremely rare. The same reasoning holds when comparing an internal node with key Ki of a binary tree
located at the root or close to the leaves.
As explained before, an accurate cache miss analysis cannot be satisfied with average access rates.
Therefore, the information on the possible significant variations of rates should not be diluted into a single
access rate of the node. To avoid that, we pass the information through virtual nodes: a node of the structure
is divided into a set of virtual nodes, each of them holding a different flavor of the initial node (height of
the node in the skip list or subtree size in the binary tree). The virtual nodes go through the whole analysis
instead of the initial nodes, before we extract the average behavior of the system hence throughput.
C. Skip List
There exist various lock-free skip list implementations and we study here the lock-free skip list [23]. Skip
lists offer layers of linked lists. Each layer is a sparser version of the layer below where the bottom layer is
a linked list that includes all the elements that are present in the search data structure. An element that is
present in the layer at height h appears in layer at height h+1 with a fixed appearance probability (1/2 for
our case) up to some maximum layer hmax that is a parameter of the skip list.
Skip list implementations are often realized by distinguishing two type of nodes: (i) valued nodes reside at
the bottom layer and they hold the key-value pair in addition to the two pointers, one to the next node at the
bottom layer and one to the corresponding routing node (could be null); (ii) routing nodes are used to route
the threads towards the search key. Being coupled with a valued node, a routing node does not replicate the
key-value pair. Instead, only a set of pointers, corresponding to the valued node containing the next key in
different layers, are packed together in a single routing node (that fits in a cacheline with high probability).
Every Read event in a routing node is preceded by a Read in the corresponding valued node.
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Figure 4: Skip List Events: Read Event Probability
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Figure 5: Skiplist Events: CAS Event Probability
We denote by N rouk,h the routing node containing key k, whose set of pointers is of height h, where
h ∈ [1..hmax ]. A valued node containing the key k is denoted by Ndatk,h when connected to N rouk,h (h = 0 if
there is no routing node). Furthermore, there are four sentinel nodes Ndat0,hmax , N
rou
0,hmax
, NdatR+1,hmax , N
rou
R+1,hmax .
The presence probabilities result from the coin flips (bounded by hmax ): for z ∈ {dat , rou}, pzk,h = 2−(h+1)qk
if h < hmax , pzk,h = qk −
∑hmax−1
`=0 p
z
k,` otherwise.
By decomposing into three cases, we compute the probability that an operation opok′ of type o ∈ {ins, del , src},
targeted to k′, causes a Read triggering event at N zk,h when N
z
k,h ∈ D. Let assume first that k′ > k. The
operation triggers a Read event at node N zk,h if for all (x, y) such that y > h and k < x ≤ k′, Nzx,y is not
present in the skip list (i.e. in Figure 4, no node in the skip list overlaps with the red frame). Let assume
now k′ < k. The occurrence of a Read event requires that: for all (x, y) such that y ≥ h and k′ ≤ x < k,
N zx,y , is not present in the structure. Lastly, a Read event is certainly triggered if k
′ = k. The final formula
is given by:
P
[
opok′  read
(
N zk,h
)]
=

∏k′
x=k+1
(
1−
(∑hmax
y=h+1 p
z
x,y
))
, if k ≤ k′∏k−1
x=k′
(
1−
(∑hmax
y=h p
z
x,y
))
, if k > k′
Next, we apply a similar approach for CAS events. In Figure 5, we illustrate an example. A CAS event
occurs at the green pointer, as a result of the removal (or insertion) of Kk if there is no node in the red
frame. For all node and operation couples, P
[
opok′  cas
(
N zk,h
)]
is simply obtained in those lines.
The insertion of an element with Kk′ introduces Nzk′,h with probability 2
−(h+1) if h ∈ [1..hmax − 1], and
1−∑hmax−1i=0 2−(h+1) when the maximum height. The data node is linked to the list at the bottom layer with
a CAS that is executed on the previous data node. If a routing node is introduced, it is linked to lists at h
different layers, thus leads to h CAS instructions that are applied on the other nodes.
The deletion of an element is composed of two phases. The first phase is to mark the data node, Ndatk′,h and
the pointers in the routing node with height k′, if it exists. If the height of the routing node is more than one,
it is possible that multiple CAS intructions are executed on the same routing node. But, we only consider the
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first one. The latency and also the effect of remaining ones would be negligible, as they are applied on the
same cacheline one after each other. This repetitive behavior guarentees that the cacheline has already been
exclusively owned before the next CAS instructions run. To recall, this is consistent with our assumption that
an event can occur at most once per operation on a node. The second phase of deletion operation follows
the same path with the insertion operation. Simply, a CAS, on the previous node, is executed for each layer
that the data and routing nodes span.
We have denoted the success probability of an Insert operation with qk′ =
P[op=opInsertk′ ]
P[op=opInsertk′ ]+P[op=op
Delete
k′ ]
. Also,
the factor 2−(h+1) provides the probability of the insertion of a routing node with height h, coupled with its
data node. Based on the non-existence of any node that overlaps with the area that is enclosed with the red
frame in Figure 5, we obtain:
P
[
opinsk′  cas
(
Nzk,h
)]
=
{
(1− qk′)(
∑hmax
h=0 2
−(h+1)(
∏k′−1
x=k+1(1− (
∑hmax
y=h p
z
x,y)))), if k < k
′
0, if k ≥ k′
P
[
opdelk′  cas
(
Nzk,h
)]
=

1, if k = k′
qk′(
∑hmax
h=0 2
−(h+1)(
∏k′−1
x=i+1(1− (
∑hmax
y=h p
z
x,y)))), if k < k
′
0, if k > k′
D. Binary Tree
We show here how to estimate the throughput of external binary trees. They are composed of two types
of nodes: internal nodes route the search towards the leaves (routing nodes) and store just a key, while
leaves, referred as external nodes contain the key-value pair (valued node). We use the external binary tree of
Natarajan [19] to initialize our model. The search traversal starts and continues with a set of internal nodes
and ends with an external node. We denote by N intk (resp. N
ext
k ) the internal (resp. external) node containing
key k, where k ∈ [1..R]. The tree contains two sentinel internal nodes that reside at the top of the tree (hence
are traversed by all operation): N int−1 and N
int
0 .
Our first aim is to find the paths followed by any operation through the binary tree, in order to obtain the
access triggering rates, thanks to Equation 1. Binary trees are more complex than the previous structures since
the order of the operations impact the positioning of the nodes. The random permutation model proposes
a framework for randomized constructions in which we can develop our model. Each key is associated
with a priority, which determines its insertion order: the key with the highest priority is inserted first. The
performance characteristics of the randomized binary trees are studied in [22]. In the same vein, we compute
the traversal probability of the internal node with key k in an operation that targets key k′.
Lemma 1. Given an external binary tree, the probability of traversing N intk in an operation that targets key
Kk′ is given by: (i) 1/f(k, k′) if k′ ≥ k; (ii) 1/(f(k′, k)− 1) if k′ < k, where f(x, y) provides the number
internal nodes whose keys are in the interval [x, y].
Proof. N intk would be traversed if it is on the search path to the external node with key k
′. Given k′ ≥ k,
this happens iff N intk has the highest priority among the internal nodes in the interval [k, k
′]. This interval
contains f(k, k′) internal nodes, thus, the probability of N intk to possess the highest priority is 1/f(k, k
′).
Similarly, if k′ < k, then N intk is traversed iff it has the highest priority in the interval (k
′, k]. Hence, the
lemma.
Even if in the binary tree, nodes are inserted and deleted an infinite number of times, Lemma 1 can still be
of use. The number of internal nodes in the interval [k, k′] (or (k′, k] if k′ < k) is indeed a random variable
which is the sum of independent Bernoulli random variables that models the presence of the nodes. As a
sum of many independent Bernoulli variables, the outcome is expected to have low variations because of its
asymptotic normality. Therefore, we replace this random variable with its expected value and stick to this
approximation in the rest of this section. The number of internal nodes in any interval come out from the
presence probabilities: pzk = qk, where z ∈ {int , ext}.
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In an operation is targeted to key k′, a single external node is traversed (if any): Nextk′ , if present, else the
external node with the biggest key smaller than k′, if it exists, else the external node with the smallest key.
Then, we have:
P
[
opok′  read
(
N intk
)]
=
{
1/(1 +
∑k−1
i=k′+1 p
int
i ), if k > k
′
1/(1 +
∑k′
i=k+1 p
int
i ), if k ≤ k′
,
P
[
opok′  read
(
Nextk
)]
=

1, if k = k′∏k′
i=k+1(1− pexti ), if k < k′∏k−1
i=1 (1− pexti ), if k > k′
These probabilities finally lead to the computation of the Read (resp. CAS) rates λreadz,k (resp. λ
cas
z,k ) of N
z
k ,
where z ∈ {int , ext}, that will be used in the last following step.
We focus now on the Read rate of the internal nodes. We have found the average behavior of each node in
the previous step; however, the node can follow different behaviors during the execution since the Read rate
of N intk depends on the size of the subtree whose root is N
int
k , which is expected to vary with the update
operations on the tree. We dig more into this and reflect these variations by decomposing N intk into Hk
virtual nodes, N intk,h , where h ∈ [1..Hk]. We define the Read rate λreadint,k,h of these virtual nodes as a weighted
sum of the initial node rate thanks the two equations pintk =
∑Hk
h=1 p
int
k,h and p
int
k λ
read
int,k =
∑Hk
h=1 p
int
k,hλ
read
int,k,h.
We connect the virtual nodes to the initial nodes in two ways. On the one hand, one can remark that the
Read rate is proportional to the subtree size: λreadint,k,h ∝ hλreadint,k. On the other hand, based on the probability
mass function of the random variable Subk representing the size of the subtree rooted at N intk , we can
evaluate the weight of the virtual nodes: pintk,h = p
int
k P [Subk = h].
We have computed λreadint,k. These values reflect the average behaviour along the whole execution. However,
the average behavior is not enough to computethe traversal latency accurately for the internal nodes. In the
execution, there are different time intervals where λreadint,k show significant variation depending on the part of
the tree that it is located. For instance, it is quite improbable to observe a cache miss at N intk when it is
positioned at the root of the tree. One would observe a very high rate of traversals with low latency in this
case, which decreases the expected traversal latency of N intk significantly. An accurate estimation for the
cache misses requires the consideration of this particularity of the binary tree. To approximate the impact
of this variation, we split N intk into a number (let Hk denotes this number for N
int
k ) of independent virtual
nodes (in the lines of independent reference model), each representing the behavior of N intk with a different
Read rate. The virtual node, with Read rate λreadint,k,h, is denoted by N
k
h,int. We will obtain the Read rates
λreadint,k,h and presence probabilities p
int
k,h for these virtual nodes by requiring that the average behaviors are
still valid: pintk =
∑Hk
h=1 p
int
k,h and p
int
k λ
read
int,k =
∑Hk
h=1 p
int
k,hλ
read
int,k,h.
Theorem 1. For an external binary tree with N internal nodes, generated with the random permutation of
insertions, the probability mass function of the size of the subtree (the random variable concerns only the
number of the internal nodes and denoted by Subk) that is rooted at N intk is given by: P [Subk = N ] = 1/N
and P [Subk = s] = O(1/s2).
Proof. It is clear that P [Subk = N ] = 1/N since it occurs iff N intk has the highest priority among all internal
nodes. For the rest, we consider four different cases. Let σk denotes the index of N intk in the permutation
of the sequence of N internal nodes that are arranged in the ascending order based on their keys.
(i) σk + s ≤ N and σk − s ≥ 1: then there exist s distinct pairs of (N intj , N inti ) such that σi−σj = s+1
and σj < σk < σi. Given a pair of such (N intj , N
int
i ), Subk = s if the priorities of N
int
j and N
int
i are higher
than the priorities of all N intx , such that σj < σx < σi and also N
int
k has a higher priority than all N
int
y 6=k such
that σj < σy < σi. This (N intk is the root of subtree that includes all N
int
y , such that σj < σy < σi) can happen
with probability, 2(s+2)(s+1)s . There exist s such non-overlapping cases. We have, P [Subk = s] =
2
(s+1)(s+2) .
(ii) σk + s > N and σk − s ≥ 1: then there exist a N inti such that σi = N − s. Subk = s if N inti
has higher priority than all N intx , such that σi < σx ≤ N and N intk has higher priority than all N inty ,
such that σi < σy 6=k ≤ N . This can happen with probability, 1(s+1)s . In addition, there can be at least 0
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Case 1 Case 2 Case 3 Case 4
Figure 6: Binary Tree CAS Probability
and at most s − 1 distinct pairs of (N intj , N inti ) such that σi − σj = s + 1 and σj < σk < σi. We have:
1
(s+1)s ≤ P [Subk = s] ≤ 1(s+1)s + 2(s−1)(s+1)(s+2)s .
(iii) σk + s ≤ N and σk − s < 1: The bound at (ii) applies to this case also.
(iv) σk + s > N and σk − s < 1: then there exist a N inti such that σi = N − s and a N intj such that
σj = s+ 1. In addition, there can be at least 0 and at most s− 2 distinct pairs of nodes (N intj , N inti ) such
that σi − σj = s+ 1 and σj < σk < σi. Similar to (i) and (ii), we obtain and sum the probabilities lead to
Subk = s. We have: 2(s+1)s ≤ P [Subk = s] ≤ 2(s+1)s + 2(s−2)(s+1)(s+2)s
We start with an observation. The Read rate of N intk is proportional to the size of the subtree that is rooted
at N intk . Given a binary tree of N internal nodes, the size of the subtree can vary in the interval [1, N ],
which means that we can have Hk = N different Read rate levels (λreadint,k,h) associated with their presence
probabilities pintk,h = p
int
k P [Subk = h]. Relying on Theorem 1, one can observe that P [Subk = h] do not
variate much from c1/(h + 1)2 for the majority of different values of h and k. Therefore, we approximate
P [Subk = h] ≈ c1/(h+1)2, with a single constant c1 for all k and h < Hk. We know,
∑Hk
h=1 P [Subk = h] =
1 and P [Subk = Hk] = 1/Hk. So, we obtain c1 ≈ 2 by solving the equation
∫ N
h=2
(c1/h
2)dh = (N − 1)/N .
We set pintk,h = p
int
k (2/(h + 1)
2) and pintk,Hk = p
int
k /Hk. Assuming λ
read
int,k,h = c2hλ
read
int,k (Read rates are
proportional to the subtree size), we require pintk λ
read
int,k =
∑Hk
h=1 p
int
k,hλ
read
int,k,h, which leads to λ
read
int,k ≈ c2 +∫Hk
h=2
(2/h2)c2(h− 1)λreadint,kdh. We solve and obtain c2 ≈ 1/(2 lnHk). We set λreadint,k,h = hλreadint,k/(2 lnHk),
for the virtual internal nodes.
Now, we consider the CAS events. Delete and Insert operation start with the search phase. Insert operation
finalize with a CAS executed at the grandparent internal node of the inserted external key. Delete operation
contains three CAS; (i) one at the grandparent internal node of the deleted external key; (ii) two that are
executed consecutively at the parent node of the external key. Thus, we consider them as a single CAS
instruction, since the second of the consecutive ones has a negligible cost because the cacheline has already
been exclusively owned by the thread.
Similar to Read events, we first find the rate of CAS events for N intk and split these events to virtual nodes
by requiring the average behavior is still valid: pintk λ
cas
int,k =
∑Hk
h=1 p
int
k,hλ
cas
int,k,h. To determine the target of
CAS event, we need to determine the probability of an internal node N intk to be the grandparent or parent of
the targetted Nextk′ . We examine four different cases as illustrated in Figure 6. Given that we are in the first
case, we look for the probability that N intk , k
′ < k, to possess the smallest or second smallest key, that is
bigger than k′, among the internal nodes that are present in the tree. Such internal nodes with the smallest
key and the second smallest key corresponds to the parent and grandparent of Nextk′ , respectively. For case
1, it is possible that the grandparent node is the node which has the xth, x > 1, smallest key that is bigger
than i, that is present in the tree. But this probability decreases exponentially as x increases. That is why,
we have attributed the CAS events that takes place at the granparent node to the node with second smallest
key that is bigger than k′. For case 2, the parent corresponds to the smallest key that is bigger than k′ and
the grandparent corresponds to the biggest key that is smaller than k′, that are present in the tree.
Formally, let PBk′ = {i : i ≥ k′, N inti ∈ D} and PSk′ = {i : i < k′, N inti ∈ D}. For the first case, we
are interested in the probability that N intk is the grandparent or parent node of N
ext
k′ . These are given by
P
[
k = sup{PSk′ − sup{PSk′}}
]
and P
[
k = sup{PSk′}
]
respectively. For the second case, we are interested in
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P
[
k = sup{PSk′}
]
and P
[
k = inf{PBk′ }
]
. The third and fourth cases follows the same lines as they are the
flipped versions of the case one and two. For all non-sentinel nodes, we have pintk = p. First, we compute
the following probabilities:
For k ≥ k′ we have: (these probabilities are zero if k < k′)
P
[
k = sup{PSk′ − sup{PSk′}}
]
= p(k′ − i)(1− p)(k′−k−1)
P
[
k = sup{PSk′}
]
= (1− p)(k′−k)
And for k < k′: (these probabilities are zero if k ≥ k′)
P
[
k = inf{PBk′ }
]
= (1− p)(k−k′−1)
P
[
k = inf{PBk′ − inf{PBk′ }}
]
= p(k − k′ − 1)(1− p)(k−k′−2)
Based on Lemma 1 (assuming a constant tree size), we obtain the expected number of internal nodes that
route the search to its left child (ck′,l) and right child(ck′,r) for an operation that is targetted to key = k′.
On this route, we compute the probability of a random node to be the left (right) child of its parent, with
lk′ = ck′,l/(ck′,l+ck′,r) (and similarly r=ck′,r/(ck′,l+ck′,r)). And, we estimate the probability of observing
a case at a random time by using these values (i.e. l2k′ for Case 1, lk′rk′ for Case 2). And finally, we obtain:
P
[
opdelk′  cas
(
N intk
)]
=pintk′ (l
2
k′P
[
k = inf{PBk′ − inf{PBk′ }}
]
+ lk′(rk′ + 1)P
[
k = inf{PBk′ }
]
+ rk′(lk′ + 1)P
[
k = sup{PSk′}
]
+ r2k′P
[
k = sup{PSk′ − sup{PSk′}}
]
)
P
[
opinsk′  cas
(
N intk
)]
=(1− pintk′ )(l2k′P
[
k = inf{PBk′ − inf{PBk′ }}
]
+ lk′rk′P
[
k = inf{PBk′ }
]
+ rk′ lk′P
[
k = sup{PSk′}
]
+ r2k′P
[
k = sup{PSk′ − sup{PSk′}}
]
)
Lastly, we split the CAS events to the virtual nodes. CAS events can happen at the internal nodes only
when they are in the last two levels of the tree (or similarly when the size of the subtree that is rooted at
the concerned internal node is in the interval [1, 3]). We required the average behaviour to be valid and set
λcasint,k,x = p
int
k λ
cas
int,k/(p
int
k,1 + p
int
k,2 + p
int
k,3),∀x ∈ {1, 2, 3}. For the cases where the operation key selection
follows a zipf distribution, there exist a small region of the tree that the most operations concentrate. The
update operations concentrate to that region so that the nodes are expected to change levels frequently. This
means that the impact of invalidation recovery factor can be seen while the node is at an level. For this
impacting factor, for zipf distribution, we split the events to virtual nodes evenly, ∀h, λcasint,k,h = λcasint,k.
VII. EXPERIMENTAL EVALUATION
We validate our model through a set of well-known lock-free search data structure designs, mentioned
in the previous section. We stress the model with various access patterns and number of threads to cover a
considerable amount of scenarios where the data structures could be exploited. For the key selection process,
we vary the key ranges and the distribution: from uniform (i.e. the probability of targeting any key is constant
for each operation) to zipf (with α = 1.1 and the probability to target a key decreases with the value of the
key). Regarding the operation types, we start with various balanced update ratios, i.e. such that the ratio of
Insert (among all operations) equals the ratio of Delete. Then, we also consider asymmetric cases where
the ratio of Insert and Delete operations are not equal, which changes the expected size of the structure.
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A. Setting
We have conducted experiments on an Intel ccNUMA workstation system. The system is composed of two
sockets, each containing eight physical cores. The system is equipped with Intel Xeon E5-2687W v2 CPUs.
Threads are pinned to separate cores. One can observe the performance change when number of threads
exceeds 8, which activates the second socket.
In all the figures, y-axis provides the throughput, while the number of threads is represented on x-axis.
The dots provide the results of the experiments and the lines provide the estimates of our framework. The
key range of the data structure is given at the top of the figures and the percentage of update operations are
color coded.
We instantiate all the algorithm and architecture related latencies, following the methodologies described
in [20], [2]. In line with these studies, we observed that the latencies of tcas and trec are based on thread
placement. We distinguish two different costs for tcas according to the number of active sockets. Similarly,
given a thread accessing to a node Ni, the recovery latency is low (resp. high), denoted by t
rec
low (resp. t
rec
high ), if
the modification has been performed by a thread that is pinned to the same (resp. another) socket. Before the
execution, we measure both treclow and t
rec
high , and instantiate t
rec with the average recovery latency, computed
in the following way for a two-socket chip. For s ∈ {1, 2}, we denote by Ps the number of threads that are
pinned to socket numbered s. By taking into account all combinations, we have trec = (P1(P1treclow+P2t
rec
high)+
P2(P2t
rec
low +P1t
rec
high))/P
2. Since P = P1 +P2, we obtain trec = treclow +2(P1/P )(1−P1/P )(trechigh − treclow ).
For the data structure implementation, we have used ASCYLIB library [8] that is coupled with an epoch
based memory management mechanism which introduces negligible latency.
B. Search Data Structures
1) Linked List: Figures 7, 8 and 9 illustrates the results for the lock-free linked list, for various scenarios
that are described before (see VII). For the majority of the cases, our estimates look reasonable except the
cases where the cache miss ratios are underestimated due to the limitations of the independent reference
assumption. The assumption in the Independent Reference Model is that the event at the different nodes are
independent Poisson Processes. A linked list operation reveals a high degree of spatial locality, implying
that the Poisson Processes for the different nodes are indeed dependent. This inaccuracy illustrates indeed
the importance of the accurate estimations for the event latencies that are needed to capture the practical
performance.
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Figure 8: LL Zipf distribution for key selection
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Figure 9: LL asymmetric update rates, uniform distribution for key selection
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2) Hash Table: Figure 10, 11 and 12 illustrates the results for the lock-free hash table with different
load factor values (number of slots per bucket) where the key selection process is initiated with uniform
distribution. Figure 13 shows the results for a case where the selection process follows zipf distribution.
Lastly, Figure 14 reveals the results for asymmetric delete and insert operation ratios where the key selection
is done with uniform distribution. For the hash table, our estimates are able to capture the real behavior
almost for all cases with satisfactory precision.
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Figure 10: HT Uniform distribution for key selection, with load factor=2
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Figure 11: HT Uniform distribution for key selection, with load factor=4
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Figure 12: HT Uniform distribution for key selection, with load factor=8
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Figure 13: HT Zipf distribution for key selection, with load factor=2
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Figure 14: HT asymmetric update operations, Uniform distribution for key selection, with load factor=4
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3) Skip List: Figure 15, 16 and 17 illustrates the results for the lock-free skip list, for various scenarios
that are described before (see VII), where the estimations often closely follow the real behavior. In Figure 17,
we observe that our estimation show some deviation from the real behavior, for the cases where key range
is small and Delete ratio is higher than Insert. For such cases, the expected size of search data structure
tends to be very small which might lead to inaccuracies.
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Figure 15: Skiplist Uniform distribution for key selection
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Figure 16: Skiplist Zipf distribution for key selection
29
l
l
l
l
l l l ll
l
l
l
l l
l l
l
l
l
l
l l l l
l
l
l
l
l l l
l
l
l
l
l
l l l l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l l l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l l
l
l
l
l
l
l
l
l l l
l
l
l
l
l
l
l
l
l
l
l
l
l
l l l l
l
l
l
l
l
l
l
l
l
l
l
l l l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l l
l
l
l
l
l
l
l
l
l
l
l
l
l
l l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l l
l
l
l
l
l
l
l
l
l
l
l
l l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l l l l
l
l
l
l
l
l
l
l
l
l l
l l
l
l
l
l
l
l
l
l
l
l
l
l l
l
l
l
l
l
l
l
l l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
Range: 32768 Range: 65536 Range: 131072
Range: 4096 Range: 8192 Range: 16384
Range: 512 Range: 1024 Range: 2048
Range: 64 Range: 128 Range: 256
4 8 12 16 4 8 12 16 4 8 12 16
4 8 12 16 4 8 12 16 4 8 12 16
4 8 12 16 4 8 12 16 4 8 12 16
4 8 12 16 4 8 12 16 4 8 12 16
2e+07
4e+07
6e+07
8e+07
2e+07
4e+07
6e+07
2e+07
4e+07
6e+07
1e+07
2e+07
3e+07
4e+07
2e+07
4e+07
6e+07
8e+07
2e+07
4e+07
6e+07
2e+07
4e+07
6e+07
1e+07
2e+07
3e+07
4e+07
5e+07
2e+07
4e+07
6e+07
8e+07
2e+07
4e+07
6e+07
8e+07
2e+07
4e+07
6e+07
2e+07
4e+07
6e+07
Number of Threads
Th
ro
ug
hp
ut
 (o
ps
/se
c)
Ins − Del l l l l l6 − 18 18 − 6 20 − 60 30 − 10 60 − 20
Figure 17: Skiplist asymmetric update rates, uniform distribution for key selection
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4) Binary Tree: Figure 18, 19 and 20 illustrates the results for the binary tree, for various scenarios that
are described before (see VII). Here, we observe that our estimations often closely follow the real behaviour.
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Figure 18: BST Uniform distribution for key selection
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Figure 19: BST Zipf distribution for key selection
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Figure 20: BST asymmetric update rates, uniform distribution for key selection
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VIII. APPLICATIONS: TO PAD OR NOT TO PAD
In a non-padded (packed) configuration, multiple nodes are packed together into a single cacheline. This
implies that a modification done at a node, could lead to a coherence cache miss in the traversal of the other
nodes. It is often referred as false sharing. On the other hand, the packed configurations benefit from their
compact representation by reducing the capacity misses.
Until now, we have assumed that the nodes are padded. Here, we extend the framework to estimate the
performance of a packed configuration to facilitate the tuning process. In such a setting, where the nodes are
inserted and deleted repeatedly, Ni can be alone in its cacheline with the old versions of a set of nodes that
are not present any more in the data structure. Alternatively, it might be mapped to the same cacheline with
some number of active nodes that are present in the search data structure and they all together contribute to
the event rates that are originating from the same cacheline.
Firstly, we assume that at most two nodes can be packed to a cacheline (which is the case for the data
structures that we consider) and we denote the total number of slots for the node allocations with S =
2MpageSize/cacheLineSize (recall that M is the number of pages that are used by the structure). We
assume that the nodes are assigned uniformly to the slots; given that Ni and Nj are present in the structure,
Nj is mapped to the same cacheline as Ni with probability: 1/(S − 1). With the linearity of expectation,
the expected additional event rate for the cacheline that Ni is mapped to can be given by the sum of event
rates originating from different nodes. λreadi and λ
cas
i provides the event rates for Ni, and we introduce
an additive factor to represent the average event rate contributions of other nodes to the cacheline of Ni:
λread,addii for Read events, and λ
cas,addi
i for CAS events. Nj contribute to the Read event rates with λ
read
j if
Nj and Ni are assigned to the same cacheline, which happens with probability pj/(S − 1). Then, we have:
λread,addii =
∑N
j=1,j 6=i λ
read
j (
pj
S−1 ) and λ
cas,addi
i =
∑N
j=1,j 6=i λ
cas
j (
pj
S−1 ).
With the node packing, we obtain additive components for CAS and Read events. Now, we show the
integration of these additive components into the process.
1) Cache Misses: To begin with, packing would have a positive impact on the cache misses as it would
increase the characteristic time (T ) of the cache, that is the duration for C unique cacheline references. To
recall, Ni could contribute to this C references only if Ni ∈ D and we have embedded this effect into the
process by introducing the random variable Pi (see V-A5). With the packing, this contribution becomes less
probable, as the contribution would occur only if the reference to Ni occurs before the references to the other
node that is mapped to the same cacheline with Ni. Otherwise, the reference to Ni would be ineffective for
the characteristic time. To recall, the characteristic time is the solution of the following equation:
Xcache(t) =
N∑
j=1
P packi 10<Oj≤t
where P packi is the variable that we modify in the process,
P packi =
{
pi(λ
read
i /(λ
read
i + λ
read,addi
i )), if P
pack
i = 1
1− pi(λreadi /(λreadi + λread,addii )), if P packi = 0
Having obtained the characteristic time, we involve the additive factor to estimate the cache miss rate of
Ni. This is because a reference leads to a cache miss (in a cache of size C) only if the previous C cacheline
references do not include the cacheline that Ni is mapped to.
Hitcachei = 1− e(−(λ
read
i +λ
read,addi
i ))/P )T
2) Page Misses: Secondly, packing can improve the TLB cache hit ratios. This simply happens because
it reduces the total number of pages that the search data structure spans. To recall, the total number of pages
is a parameter of the process that computes the expected latency for the impacting factor (Hittlbi ). Packing
do not influence the process, so we just need to update the value of the parameter.
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3) CAS Execution: On the downside, packing is expected to reduce the performance through the CAS
related impacting factors. To recall, CAS recoi represents the expected latency per traversal at Ni for executing
CAS instructions targeted to Ni. This factor is proportional to the throughput, and packing do not change the
probability of executing a CAS at Ni while traversing it. So, packing does not have a direct impact on this
component.
4) Invalidation Recovery: The most important performance impacting CAS related factor is the invalidation
recovery. For each traversal of Ni, there exist a possibility to pay for a coherence cache miss due to the
previous CAS executions at the cacheline, that Ni is mapped to. To compute the probability of a coherence
miss, one needs to consider the previous events on the cacheline. The traversal (by a thread at Ni) would
not experience the coherence miss if the previous traversal (on the cacheline that Ni is mapped to) of the
same thread is not followed by CAS event of another thread. Thus, we consider the additive factor for both
type of events and modify the process as follows:
P [Coherence Miss on traversal of Ni] =
(λcasi + λ
cas,addi
i )(P − 1)
(λcasi + λ
cas,addi
i )P + (λ
read
i + λ
read,addi
i )
5) Stall Time: Finally, packing has a potential to increase the ratio of time that the cacheline (that Ni is
mapped to) is blocked due to CAS executions. We simply update the process by involving the additive factor:
E
[
CAS stalli
]
= (λcasi + λ
cas,addi
i )(P − 1)tcas
tcas
2
6) Experiments: In Figures 22 and 21, the results are depicted for configurations with padding (dashed
lines), packing(dots) and our packing based estimations(lines), for the linked list and hash table (nodes for
tree and skiplist is too large to be packed in a single cacheline or already packed). The key selection is done
with the uniform distribution. For almost every case, we observe that the packing increases the performance
and the performance do not degrade due to the false sharing, even when the update rate is high. The stall time
(E
[
CAS stalli
]
) often is not significant and the invalidation recovery (E [CAS recoi ]) dominates the performance
when there are update operations. As an observation, the latency induced by this factor do not increase with
packing, presumably because:
(λcasi + λ
cas,addi
i )(P − 1)
(λcasi + λ
cas,addi
i )P + (λ
read
i + λ
read,addi
i )
≈ λ
cas
i (P − 1)
λcasi P + λ
read
i
This might explain us the reason why the false sharing do not degrade the performance, as opposed to one
might expect. However, the cache and page misses influence the performance positively, as expected.
Our estimations show that these effects are captured by our framework. We observe a slight increase in
almost all the curves that is coupled with a slight increase in our estimations, due to the reduced capacity
cache misses.
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Figure 21: Packed nodes for Hash Table, with load factor=2
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Figure 22: Packed nodes for Linked List
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IX. CONCLUSION
In this paper, we have modelled and analysed the performance of search data structures under a stationary
and memoryless access pattern. We have distinguished two types of events that occur in the search data
structure nodes and have modelled the arrival of events with Poisson processes. The properties of the Poisson
process allowed us to consider the thread-wise and system-wise interleaving of events which are crucial for
the estimation of the throughput. For the validation, we have used several fundemental lock-free search data
structures.
As a future work, it would be of interest to study to which extent the application workload can be
distorted while giving satisfactory results. Putting aside the non-memoryless access patterns, the non-stationary
workloads such as bursty access patterns, could be covered by splitting the time interval into alternating phases
and assuming a stationary behaviour for each phase. Furthermore, we foresee that the framework can capture
the performance of lock-based search data structures and also can be exploited to predict the energy efficiency
of the concurrent search data structures.
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